雷達(dá)-低功耗雷達(dá)模組-微波雷達(dá)模組-遠(yuǎn)距離WiFi模組-wifi模塊-深圳市飛?？萍加邢薰? title=





兆易創(chuàng)新GD32-GigaDevice-兆易創(chuàng)新代理

兆易創(chuàng)新GD32F205ZET6-GD32 ARM Cortex-M3 Microcontroller

兆易創(chuàng)新GD32F205ZET6-GD32 ARM Cortex-M3 Microcontroller GigaDevice Semiconductor Inc. GD32F205xx ARM? Cortex?-M3 32-bit MCU Datasheet General description The GD32F205xx device belongs to the performance line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the ARM? Cortex?-M3 RISC core with best cost-performance ratio in terms of processing capacity, reduced power consumption and peripheral set. The Cortex?-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support. The GD32F205xx device incorporates the ARM? Cortex?-M3 32-bit processor core operating at 120 MHz frequency with flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip flash memory and 256 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2 MSPS ADCs, two 12-bit DACs, up to ten 16-bit general timers, two 16-bit basic timers plus two 16-bit PWM advanced timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, a USBFS. Additional peripherals as TFT-LCD Interface (TLI) and EXMC interface with SDRAM extension support are included. The device operates from a 2.6 to 3.6V power supply and available in –40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications. The above features make GD32F205xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, automotive navigation and so on. Device information Table 2-1. GD32F205xx devices features and peripheral list ? Part Number GD32F205xx ? RC RE RG RK VC VE VG VK Flash Fast area (KB) 256 512 384 384 256 512 384 384 ? Normal area (KB) 0 0 640 2688 0 0 640 2688 ? Total (KB) 256 512 1024 3072 256 512 1024 3072 SRAM (KB) 128 128 256 256 128 128 256 256 Timers General timer (16-bit) 10 (1-4,8-13) 10 (1-4,8-13) 10 (1-4,8-13) 10 (1-4,8-13) 10 (1-4,8-13) 10 (1-4,8-13) 10 (1-4,8-13) 10 (1-4,8-13) ? Advanced timer (16-bit) 2 (0,7) 2 (0,7) 2 (0,7) 2 (0,7) 2 (0,7) 2 (0,7) 2 (0,7) 2 (0,7) ? SysTick 1 1 1 1 1 1 1 1 ? Basic timer (16- bit) 2 (5,6) 2 (5,6) 2 (5,6) 2 (5,6) 2 (5,6) 2 (5,6) 2 (5,6) 2 (5,6) ? Watchdog 2 2 2 2 2 2 2 2 ? RTC 1 1 1 1 1 1 1 1 Connectivity USART 4 4 4 4 4 4 4 4 ? ? UART 2 (3-4) 2 (3-4) 2 (3-4) 2 (3-4) 4 (3-4,6-7) 4 (3-4,6-7) 4 (3-4,6-7) 4 (3-4,6-7) ? I2C 3 3 3 3 3 3 3 3 ? ? SPI/I2S 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) 3/2 (0-2)/(1-2) ? SDIO 1 1 1 1 1 1 1 1

產(chǎn)品描述

GigaDevice Semiconductor Inc.
GD32F205xx
ARM® Cortex®-M3 32-bit MCU
Datasheet

General description

The GD32F205xx device belongs to the performance line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M3 RISC core with best cost-performance ratio in terms of processing capacity, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.
The GD32F205xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 120 MHz frequency with flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip flash memory and 256 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2 MSPS ADCs, two 12-bit DACs, up to ten 16-bit general timers, two 16-bit basic timers plus two 16-bit PWM advanced timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, a USBFS. Additional peripherals as TFT-LCD Interface (TLI) and EXMC interface with SDRAM extension support are included.
The device operates from a 2.6 to 3.6V power supply and available in –40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.
The above features make GD32F205xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, automotive navigation and so on.

Device information

Table 2-1. GD32F205xx devices features and peripheral list

Part Number		GD32F205xx
		RC	RE	RG	RK	VC	VE	VG	VK
Flash	Fast area (KB)	256	512	384	384	256	512	384	384
	Normal area (KB)	0	0	640	2688	0	0	640	2688
	Total (KB)	256	512	1024	3072	256	512	1024	3072
SRAM (KB)		128	128	256	256	128	128	256	256
Timers	General timer (16-bit)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)
	Advanced timer (16-bit)	2 (0,7)	2 (0,7)	2 (0,7)	2 (0,7)	2 (0,7)	2 (0,7)	2 (0,7)	2 (0,7)
	SysTick	1	1	1	1	1	1	1	1
	Basic timer (16- bit)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)
	Watchdog	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1
Connectivity	USART	4	4	4	4	4	4	4	4
	UART	2 (3-4)	2 (3-4)	2 (3-4)	2 (3-4)	4 (3-4,6-7)	4 (3-4,6-7)	4 (3-4,6-7)	4 (3-4,6-7)
	I2C	3	3	3	3	3	3	3	3
	SPI/I2S	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)
	SDIO	1	1	1	1	1	1	1	1
	CAN	2	2	2	2	2	2	2	2
	USBFS	1	1	1	1	1	1	1	1
	TLI	0	0	0	0	1	1	1	1
GPIO		51	51	51	51	82	82	82	82
EXMC/SDRAM		0/0	0/0	0/0	0/0	1/0	1/0	1/0	1/0
ADC (CHs)		3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)
DAC		2	2	2	2	2	2	2	2

Part Number		GD32F205xx
		ZC	ZE	ZG	ZK
Flash	Code area (KB)	256	512	384	384
	Data area (KB)	0	0	640	2688
	Total (KB)	256	512	1024	3072
SRAM (KB)		128	128	256	256
Timers	General timer (16- bit)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)	10 (1-4,8-13)
	Advanced timer (16-bit)	2 (0,7)	2 (0,7)	2 (0,7)	2 (0,7)
	SysTick	1	1	1	1
	Basic timer (16- bit)	2 (5,6)	2 (5,6)	2 (5,6)	2 (5,6)
	Watchdog(16-bit)	2	2	2	2
	RTC	1	1	1	1
Connectivity	USART	4	4	4	4
	UART	4	4	4	4
	I2C	3	3	3	3
	SPI/I2S	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)
	SDIO	1	1	1	1
	CAN	2	2	2	2
	USBFS	1	1	1	1
	TLI	1	1	1	1
GPIO		114	114	114	114
EXMC/SDRAM		1/1	1/1	1/1	1/1
ADC (CHs)		3(24)	3(24)	3(24)	3(24)
DAC		2	2	2	2
Package		LQFP144

Memory map

Table 2-2 GD32F205xx memory map

Pre-defined Regions	Bus	Address	Peripherals
External Device	AHB	0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
		0xA000 1000 - 0xBFFF FFFF	Reserved
		0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
External RAM		0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
Peripheral	AHB2	0x5004 0000 - 0x5FFF FFFF	Reserved
	AHB1	0x5000 0000 - 0x5003 FFFF	USBFS
		0x4002 3400 - 0x4FFF FFFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0800 - 0x4002 0FFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA0
		0x4002 0000 - 0x4002 03FF	DMA1
	APB2	0x4001 8400 - 0x4001 FFFF	Reserved
		0x4001 8000 - 0x4001 83FF	SDIO
		0x4001 7800 - 0x4001 7FFF	Reserved
		0x4001 7400 - 0x4001 77FF	GPIOH
		0x4001 7000 - 0x4001 73FF	USART5
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	TLI
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
		0x4001 5000 - 0x4001 53FF	TIMER9
		0x4001 4C00 - 0x4001 4FFF	TIMER8
		0x4001 4000 - 0x4001 4BFF	Reserved
		0x4001 3C00 - 0x4001 3FFF	ADC2
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG

Pre-defined Regions	Bus	Address	Peripherals
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
	APB1	0x4000 C400 - 0x4000 FFFF	Reserved
		0x4000 C000 - 0x4000 C3FF	I2C2
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 5C00 - 0x4000 63FF	USBFS/CAN shared
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3

Pre-defined Regions	Bus	Address	Peripherals
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SRAM	AHB	0x2004 0000 - 0x3FFF FFFF	Reserved
		0x2002 0000 - 0x2003 FFFF	SRAM2(128KB)
		0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
Code	AHB	0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF B000 - 0x1FFF F7FF	System memory
		0x0830 0000 - 0x1FFF AFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main flash(3072KB)
		0x0000 0000 - 0x07FF FFFF	Aliased to flash or system memory according to BOOT pins configuration

GD32F205Zx LQFP144 pin definitions

Table 2-3. GD32F205Zx LQFP144 pin definitions

Pin Name

Pins

Pin

Type(1)

I/O

Level(2)

Functions description

PE2

I/O

5VT

Default: PE2

Alternate: TRACECK, EXMC_A23

PE3

I/O

5VT

Default: PE3

Alternate: TRACED0, EXMC_A19

PE4

I/O

5VT

Default: PE4 Alternate:TRACED1, EXMC_A20

Remap: TLI_B0

PE5

I/O

5VT

Default: PE5

Alternate:TRACED2, EXMC_A21 Remap: TIMER8_CH0, TLI_G0

PE6

I/O

5VT

Default: PE6

Alternate:TRACED3, EXMC_A22 Remap: TIMER8_CH1, TLI_G1

VBAT

Default: VBAT

PC13-

TAMPER- RTC

I/O

Default: PC13

Alternate: TAMPER-RTC

PC14- OSC32IN

I/O

Default: PC14 Alternate: OSC32IN

PC15- OSC32OUT

I/O

Default: PC15 Alternate: OSC32OUT

PF0

I/O

5VT

Default: PF0

Alternate: EXMC_A0 Remap: I2C1_SDA

PF1

I/O

5VT

Default: PF1

Alternate: EXMC_A1 Remap: I2C1_SCL

PF2

I/O

5VT

Default: PF2

Alternate: EXMC_A2 Remap: I2C1_SMBA

PF3

I/O

5VT

Default: PF3

Alternate: EXMC_A3, ADC2_IN9

PF4

I/O

5VT

Default: PF4

Alternate: EXMC_A4, ADC2_IN14

PF5

I/O

5VT

Default: PF5

Alternate: EXMC_A5, ADC2_IN15

VSS_5

Default: VSS_5

VDD_5

Default: VDD_5

Pin Name	Pins	Pin Type(1)	I/O Level(2)	Functions description
				Default: PF6
PF6	18	I/O		Alternate: ADC2_IN4, EXMC_NIORD
				Remap: TIMER9_CH0, UART6_RX
				Default: PF7
PF7	19	I/O		Alternate: ADC2_IN5, EXMC_NREG
				Remap: TIMER10_CH0, UART6_TX
				Default: PF8
PF8	20	I/O		Alternate: ADC2_IN6, EXMC_NIOWR
				Remap: TIMER12_CH0
				Default: PF9
PF9	21	I/O		Alternate: ADC2_IN7, EXMC_CD
				Remap: TIMER13_CH0
				Default: PF10
PF10	22	I/O		Alternate: ADC2_IN8, EXMC_INTR
				Remap: TLI_DE
OSCIN	23	I		Default: OSCIN Remap: PH0
OSCOUT	24	O		Default: OSCOUT Remap: PH1
NRST	25	I/O		Default: NRST
				Default: PC0
PC0	26	I/O		Alternate: ADC012_IN10
				Remap: EXMC_SDNWE
PC1	27	I/O		Default: PC1 Alternate: ADC012_IN11
				Default: PC2
PC2	28	I/O		Alternate: ADC012_IN12
				Remap: EXMC_SDNE0, SPI1_MISO
				Default: PC3
PC3	29	I/O		Alternate: ADC012_IN13
				Remap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD
VSSA	30	P		Default: VSSA
VREF-	31	P		Default: VREF-
VREF+	32	P		Default: VREF+
VDDA	33	P		Default: VDDA
				Default: PA0
PA0-WKUP	34	I/O		Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
				Remap: UART3_TX
				Default: PA1
PA1	35	I/O		Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
				Remap: UART3_RX
PA2	36	I/O		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2,

Pin Name	Pins	Pin Type(1)	I/O Level(2)	Functions description
				TIMER4_CH2, TIMER8_CH0, SPI0_IO3
				Default: PA3
PA3	37	I/O		Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, SPI0_IO4
				Remap: TLI_B5
VSS_4	38	P		Default: VSS_4
VDD_4	39	P		Default: VDD_4
				Default: PA4
PA4	40	I/O		Alternate: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4
				Remap: SPI2_NSS, I2S2_WS, TLI_VSYNC
				Default: PA5
PA5	41	I/O		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
				Remap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON
				Default: PA6
PA6	42	I/O		Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0
				Remap: TIMER0_BRKIN, TLI_G2
				Default: PA7
PA7	43	I/O		Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0
				Remap: TIMER0_CH0_ON
PC4	44	I/O		Default: PC4 Alternate: ADC01_IN14
PC5	45	I/O		Default: PC5 Alternate: ADC01_IN15
				Default: PB0
PB0	46	I/O		Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON
				Remap: TIMER0_CH1_ON, TLI_R3
				Default: PB1
PB1	47	I/O		Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON
				Remap: TIMER0_CH2_ON, TLI_R6
PB2	48	I/O	5VT	Default: PB2, BOOT1
PF11	49	I/O	5VT	Default: PF11 Alternate: EXMC_NIOS16, EXMC_SDNRAS
PF12	50	I/O	5VT	Default: PF12 Alternate: EXMC_A6
VSS_6	51	P		Default: VSS_6
VDD_6	52	P		Default: VDD_6
PF13	53	I/O	5VT	Default: PF13 Alternate: EXMC_A7
PF14	54	I/O	5VT	Default: PF14 Alternate: EXMC_A8
PF15	55	I/O	5VT	Default: PF15 Alternate: EXMC_A9

Pin Name

Pins

Pin

Type(1)

I/O

Level(2)

Functions description

PG0

I/O

5VT

Default: PG0

Alternate: EXMC_A10

PG1

I/O

5VT

Default: PG1

Alternate: EXMC_A11

PE7

I/O

5VT

Default: PE7

Alternate: EXMC_D4, UART6_RX Remap: TIMER0_ETI

PE8

I/O

5VT

Default: PE8

Alternate: EXMC_D5, UART6_TX Remap: TIMER0_CH0_ON

PE9

I/O

5VT

Default: PE9

Alternate: EXMC_D6 Remap: TIMER0_CH0

VSS_7

Default: VSS_7

VDD_7

Default: VDD_7

PE10

I/O

5VT

Default: PE10 Alternate: EXMC_D7

Remap: TIMER0_CH1_ON

PE11

I/O

5VT

Default: PE11 Alternate: EXMC_D8

Remap: TIMER0_CH1, TLI_G3

PE12

I/O

5VT

Default: PE12 Alternate: EXMC_D9

Remap: TIMER0_CH2_ON, TLI_B4

PE13

I/O

5VT

Default: PE13 Alternate: EXMC_D10

Remap: TIMER0_CH2, TLI_DE

PE14

I/O

5VT

Default: PE14 Alternate: EXMC_D11

Remap: TIMER0_CH3, TLI_PIXCLK

PE15

I/O

5VT

Default: PE15 Alternate: EXMC_D12

Remap: TIMER0_BRKIN, TLI_R7

PB10

I/O

5VT

Default: PB10

Alternate: I2C1_SCL, USART2_TX

Remap: TIMER1_CH2, TLI_G4, SPI1_SCK, I2S1_CK

PB11

I/O

5VT

Default: PB11

Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3, TLI_G5

VSS_1

Default: VSS_1

VDD_1

Default: VDD_1

PB12

I/O

5VT

Default: PB12

Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS, CAN1_RX

PB13

I/O

5VT

Default: PB13

Pin Name

Pins

Pin

Type(1)

I/O

Level(2)

Functions description

Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON,

I2S1_CK, CAN1_TX

PB14

I/O

5VT

Default: PB14

Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0

PB15

I/O

5VT

Default: PB15

Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1

PD8

I/O

5VT

Default: PD8 Alternate: EXMC_D13

Remap: USART2_TX

PD9

I/O

5VT

Default: PD9

Alternate: EXMC_D14 Remap: USART2_RX

PD10

I/O

5VT

Default: PD10 Alternate: EXMC_D15

Remap: USART2_CK, TLI_B3

PD11

I/O

5VT

Default: PD11 Alternate: EXMC_A16

Remap: USART2_CTS

PD12

I/O

5VT

Default: PD12 Alternate: EXMC_A17

Remap: TIMER3_CH0, USART2_RTS

PD13

I/O

5VT

Default: PD13 Alternate: EXMC_A18

Remap: TIMER3_CH1

VSS_8

Default: VSS_8

VDD_8

Default: VDD_8

PD14

I/O

5VT

Default: PD14

Alternate: EXMC_D0 Remap: TIMER3_CH2

PD15

I/O

5VT

Default: PD15

Alternate: EXMC_D1 Remap: TIMER3_CH3

PG2

I/O

5VT

Default: PG2

Alternate: EXMC_A12

PG3

I/O

5VT

Default: PG3

Alternate: EXMC_A13

PG4

I/O

5VT

Default: PG4

Alternate: EXMC_A14, EXMC_BA0

PG5

I/O

5VT

Default: PG5

Alternate: EXMC_A15, EXMC_BA1

PG6

I/O

5VT

Default: PG6

Alternate: EXMC_INT1 Remap:TLI_R7

PG7

I/O

5VT

Default: PG7

Pin Name

Pins

Pin

Type(1)

I/O

Level(2)

Functions description

Alternate: EXMC_INT2

Remap: USART5_CK, TLI_PIXCLK

PG8

I/O

5VT

Default: PG8

Alternate: EXMC_SDCLK, USART5_RTS

VSS_9

Default: VSS_9

VDD_9

Default: VDD_9

PC6

I/O

5VT

Default: PC6

Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6, USART5_TX

Remap: TIMER2_CH0, TLI_HSYNC

PC7

I/O

5VT

Default: PC7

Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7, USART5_RX

Remap: TIMER2_CH1, TLI_G6

PC8

I/O

5VT

Default: PC8

Alternate: TIMER7_CH2, SDIO_D0, USART5_CK

Remap: TIMER2_CH2

PC9

I/O

5VT

Default: PC9

Alternate: TIMER7_CH3, SDIO_D, CK_OUT1 Remap: TIMER2_CH3, I2C2_SDA

PA8

100

I/O

5VT

Default: PA8

Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, VCORE, USBFS_SOF

Remap: TLI_R6, I2C2_SCL

PA9

101

I/O

5VT

Default: PA9

Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS

Remap: I2C2_SMBAI

PA10

102

I/O

5VT

Default: PA10

Alternate: USART0_RX, TIMER0_CH2, USBFS_ID

PA11

103

I/O

5VT

Default: PA11

Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3

Remap: TLI_R4

PA12

104

I/O

5VT

Default: PA12

Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI

Remap: TLI_R5

PA13

105

I/O

5VT

Default: JTMS, SWDIO

Remap: PA13

106

VSS_2

107

Default: VSS_2

VDD_2

108

Default: VDD_2

PA14

109

I/O

5VT

Default: JTCK, SWCLK

Remap: PA14

PA15

110

I/O

5VT

Default: JTDI

Pin Name

Pins

Pin

Type(1)

I/O

Level(2)

Functions description

Alternate: SPI2_NSS, I2S2_WS

Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS

PC10

111

I/O

5VT

Default: PC10

Alternate: UART3_TX, SDIO_D2

Remap: USART2_TX, SPI2_SCK, I2S2_CK, TLI_R2

PC11

112

I/O

5VT

Default: PC11

Alternate: UART3_RX, SDIO_D3 Remap: USART2_RX, SPI2_MISO

PC12

113

I/O

5VT

Default: PC12

Alternate: UART4_TX, SDIO_CK

Remap: USART2_CK, SPI2_MOSI, I2S2_SD

PD0

114

I/O

5VT

Default: PD0 Alternate: EXMC_D2

Remap: CAN0_RX, OSCIN

PD1

115

I/O

5VT

Default: PD1 Alternate: EXMC_D3

Remap: CAN0_TX, OSCOUT

PD2

116

I/O

5VT

Default: PD2

Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD

PD3

117

I/O

5VT

Default: PD3 Alternate: EXMC_CLK

Remap: USART1_CTS, TLI_G7, SPI1_SCK, I2S1_CK

PD4

118

I/O

5VT

Default: PD4 Alternate: EXMC_NOE

Remap: USART1_RTS

PD5

119

I/O

5VT

Default: PD5

Alternate: EXMC_NWE Remap: USART1_TX

VSS_10

120

Default: VSS_10

VDD_10

121

Default: VDD_10

PD6

122

I/O

5VT

Default: PD6

Alternate: EXMC_NWAIT

Remap: USART1_RX, TLI_B2, SPI2_MOSI, I2S2_SD

PD7

123

I/O

5VT

Default: PD7

Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK

PG9

124

I/O

5VT

Default: PG9

Alternate: EXMC_NE1, EXMC_NCE2 Remap: USART5_RX

PG10

125

I/O

5VT

Default: PG10

Alternate: EXMC_NCE3_0, EXMC_NE2 Remap: TLI_G3, TLI_B2

PG11

126

I/O

5VT

Default: PG11

Alternate: EXMC_NCE3_1 Remap: TLI_B3

PG12

127

I/O

5VT

Default: PG12

Pin Name

Pins

Pin

Type(1)

I/O

Level(2)

Functions description

Alternate: EXMC_NE3

Remap: USART5_RTS, TLI_B4, TLI_B1

PG13

128

I/O

5VT

Default: PG13

Alternate: EXMC_A24 Remap: USART5_CTS

PG14

129

I/O

5VT

Default: PG14 Alternate: EXMC_A25

Remap: USART5_TX

VSS_11

130

Default: VSS_10

VDD_11

131

Default: VDD_10

PG15

132

I/O

5VT

Default: PG15

Alternate: EXMC_SDNCAS, USART5_CTS

PB3

133

I/O

5VT

Default: JTDO Alternate:SPI2_SCK, I2S2_CK

Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK

PB4

134

I/O

5VT

Default: JNTRST Alternate: SPI2_MISO

Remap: TIMER2_CH0, PB4, SPI0_MISO

PB5

135

I/O

Default: PB5

Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,

EXMC_SDCKE1

PB6

136

I/O

5VT

Default: PB6

Alternate: I2C0_SCL, TIMER3_CH0

Remap: USART0_TX, CAN1_TX, EXMC_SDNE1, SPI0_IO3

PB7

137

I/O

5VT

Default: PB7

Alternate: I2C0_SDA , TIMER3_CH1, EXMC_NL Remap: USART0_RX, SPI0_IO4

BOOT0

138

Default: BOOT0

PB8

139

I/O

5VT

Default: PB8

Alternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4 Remap: I2C0_SCL, CAN0_RX, TLI_B6

PB9

140

I/O

5VT

Default: PB9

Alternate: TIMER3_CH3, TIMER10_CH0, SDIO_D5 Remap: I2C0_SDA, CAN0_TX, TLI_B7, SPI1_NSS,

I2S1_WS

PE0

141

I/O

5VT

Default: PE0

Alternate: TIMER3_ETI, EXMC_NBL0, UART7_RX

PE1

142

I/O

5VT

Default: PE1

Alternate: EXMC_NBL1, UART7_TX

VSS_3

143

Default: VSS_3

VDD_3

144

Default: VDD_3

Notes:
(1)Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.

ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.
32-bit ARM® Cortex®-M3 processor core
Up to 120 MHz operation frequency
Single-cycle multiplication and hardware divider
Integrated Nested Vectored Interrupt Controller (NVIC)
24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:
Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
Nested Vectored Interrupt Controller (NVIC)
Flash Patch and Breakpoint (FPB)
Data Watchpoint and Trace (DWT)
Instrument Trace Macrocell (ITM)
Memory Protection Unit (MPU)
Serial Wire JTAG Debug Port (SWJ-DP)
Trace Port Interface Unit (TPIU)

On-chip memory

Up to 3072 Kbytes of flash memory, including code flash and data flash
Up to 256 Kbytes of SRAM

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner flash at most, which includes code flash and data flash is available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. Up to 256 Kbytes of inner SRAM is composed of SRAM0, SRAM1, and SRAM2 that can be accessed at same time. Table 2-2 GD32F205xx memory map shows the memory map of the GD32F205xx series of devices, including flash, SRAM, peripheral, and other pre-defined regions.

Clock, reset and supply management

Internal 8 MHz factory-trimmed RC and external 3 to 25 MHz crystal oscillator
Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
Integrated system clock PLL
2.6 to 3.6 V application supply and I/Os
Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)
The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB/APB2/APB1 domains is 120/120/60 MHz. See Figure 2-5. GD32F205xx clock tree for details on the clock tree.
The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when VDD is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.
Power supply schemes:
VDD range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
VSSA, VDDA range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.
VBAT range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when VDD is not present.

Boot modes

At startup, boot pins are used to select one of three boot options:
Boot from main flash memory (default)
Boot from system memory
Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6) and USB (PA9, PA10, PA11 and PA12). It also can be used to transfer and update the flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of flash memory is selected. It also supports to boot from bank 1 of flash memory by setting a bit in option bytes.

3.5.Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.
Sleep mode
In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.
Deep-sleep mode
In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.
Standby mode
In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

Analog to digital converter (ADC)

12-bit SAR ADC engine with up to 2 MSPS conversion rate
12-bit, 10-bit, 8-bit or 6-bit configurable resolution
Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
Conversion range: VSSA to VDDA (2.6 to 3.6 V)
Temperature sensor

Up to three 12-bit 2 MSPS multi-channel ADC are integrated in the device. It is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. The conversion range is between 2.6 V < VDDA < 3.6 V. An on-chip 16-bit hardware oversample scheme improves performances while off-loading the related computational burden from the MCU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.
The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally

connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

Digital to analog converter (DAC)

12-bit DAC converter of independent output channel
8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is VREF+.

DMA

14 channels DMA controller and each channel are configurable (7 for DMA0 and 7 for DMA1)
Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S and SDIO

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.
Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

General-purpose inputs/outputs (GPIOs)

Up to 114 fast GPIOs, all mappable on 16 external interrupt lines
Analog input/output configurable
Alternate function input/output configurable

There are up to 114 general purpose I/O pins (GPIO) in GD32F205xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~
PH1 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull- up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with

digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

Timers and PWM generation

Two 16-bit advanced timer (TIMER0 & TIMER7), ten 16-bit general timers (TIMER1 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5 & TIMER6)
Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
Encoder interface controller with two inputs using quadrature decoder
24-bit SysTick timer down counter
2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a 16-bit general timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.
The general timer, known as TIMER1 ~ TIMER4, TIMER8 ~ TIMER13 can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The general timer is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER1 ~ TIMER4 and TIMER8/TIMER11 also supports an encoder interface with two inputs using quadrature decoder.
The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.
The GD32F205xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.
The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, it is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.
The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter.

The features are shown below:
A 24-bit down counter
Auto reload capability
Maskable system interrupt generation when the counter reaches 0
Programmable clock source

Real time clock (RTC) and backup registers

32-bit up-counter with a programmable 20-bit prescaler
Alarm function
Interrupt and wake-up event
84 bytes backup registers for data protection

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.
The backup registers are located in the backup domain that remains powered-on by VBAT even if VDD power is shut down, they are forty two 16-bit (84 bytes) registers for data protection of user application data, and the wake-up action from standby mode or system reset do not affect these registers.
In addition, the backup registers can be used to implement the tamper detection, RTC calibration function and waveform detection.

Inter-integrated circuit (I2C)

Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz
Provide arbitration function, optional PEC (packet error checking) generation and checking
Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking

for I2C data.

Serial peripheral interface (SPI)

Up to three SPI interfaces with a frequency of up to 30 MHz
Support both master and slave mode
Hardware CRC calculation and transmit automatic CRC error checking
Quad wire configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI0.

Universal synchronous/asynchronous receiver transmitter (USART/UART)
Up to four USARTs and four UARTs with operating frequency up to 7.5 MHz
Supports both asynchronous and clocked synchronous serial communication modes
IrDA SIR encoder and decoder support
LIN break generation and detection
ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6,
UART7) are used to transmit data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

Inter-IC sound (I2S)

Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
Support either master or slave mode audio
Sampling frequencies from 8 KHz up to 192 KHz are supported.

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F205xx contain an I2S-bus interface that can be operated with 16/32-bit resolution in master or slave mode, pin multiplexed with SPI1 and

SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.

Universal serial bus full-speed interface (USBFS)

One USB device/host full-speed Interface with frequency up to 12 Mbit/s
Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

Controller area network (CAN)

Two CAN2.0B interface with communication frequency up to 1 Mbit/s
Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

External memory controller (EXMC)

Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card, SDRAM with up to 32-bit data bus
Provide ECC calculating hardware module for NAND Flash memory block
Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
SDRAM Memory size: 4x16Mx32bit(256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)
External memory controller (EXMC) is an abbreviation of external memory controller. It is divided into several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be

configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.
The EXMC of GD32F205xx in LQFP144 package also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

Secure digital input and output card interface (SDIO)

Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

TFT LCD interface (TLI)

24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
Supports up to SVGA (800x600) resolution

The TFT LCD interface provides a parallel digital RGB (Red, Green, Blue) and signals for horizontal, vertical synchronization, pixel clock and data enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

Debug mode

Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Package and operation temperature

LQFP144 (GD32F205Zx), LQFP100 (GD32F205Vx), LQFP64 (GD32F205Rx)
Operation temperature range: -40°C to +85°C (industrial level)

掃二維碼用手機(jī)看

上一個

兆易創(chuàng)新GD32E230G8U6-GD32 ARM Cortex-M23 Microcontroller

下一個

兆易創(chuàng)新GD32F103RBT6-GD32 ARM Cortex-M3 Microcontroller

飛睿無線定位測距uwb標(biāo)簽UWB芯片廠商UWB定位公司實(shí)現(xiàn)無縫定位的領(lǐng)跑者

在當(dāng)今數(shù)字化世界中，定位技術(shù)的重要性越來越被廣泛認(rèn)知和應(yīng)用。從室內(nèi)導(dǎo)航到物流跟蹤，無線測距UWB芯片的出現(xiàn)為各行各業(yè)帶來了新的可能性。而在這個充滿競爭的領(lǐng)域中，一家名為飛睿UWB定位公司的無線定位測距uwb標(biāo)簽UWB芯片廠商，憑借其先進(jìn)的技術(shù)和創(chuàng)新能力，成功成為實(shí)現(xiàn)無縫定位的先進(jìn)者。 UWB（Ultra-Wideband）是一種廣泛應(yīng)用于室內(nèi)定位和跟蹤的無線通信技術(shù)。相比傳統(tǒng)的定位技術(shù)，如GPS或Wi-Fi，UWB具有更高的精度和定位準(zhǔn)確性。這一技術(shù)利用短脈沖信號的傳播時間來計算物體與基站之間的距離，從而實(shí)現(xiàn)高精度的定位。飛睿UWB定位公司作為一家專注于UWB技術(shù)研發(fā)和應(yīng)用的企業(yè)，不僅在無線定位測距uwb標(biāo)簽UWB芯片領(lǐng)域擁有深厚的技術(shù)實(shí)力，而且在產(chǎn)品研發(fā)和市場推廣方面也積累了豐富的經(jīng)驗(yàn)。該公司的核心業(yè)務(wù)包括UWB芯片的設(shè)計、制造、銷售和技術(shù)支持，并提供完整的解決方案來滿足不同行業(yè)的需求。一、UWB芯片的優(yōu)勢和應(yīng)用 UWB芯片作為實(shí)現(xiàn)準(zhǔn)確定位和跟蹤的關(guān)鍵技術(shù)，具有許多優(yōu)勢和廣泛應(yīng)用的潛力。首先，UWB芯片具有高精度的定位能力，可以達(dá)到亞厘米級的精度，尤其適用于對位置精度要求高的應(yīng)用場景。其次，UWB技術(shù)在室內(nèi)環(huán)境中的表現(xiàn)出色，能夠克服傳統(tǒng)技術(shù)在室內(nèi)多路徑干擾和信號衰減方面的限制。此外，UWB芯片還能夠?qū)崿F(xiàn)低功耗和高數(shù)據(jù)傳輸速率，適用于物流追蹤、室內(nèi)導(dǎo)航、智能家居等領(lǐng)域。二、飛睿UWB定位公司的研發(fā)實(shí)力和技術(shù)創(chuàng)新飛睿UWB定位公司以其突出的研發(fā)實(shí)力和技術(shù)創(chuàng)新能力在行業(yè)內(nèi)獨(dú)樹一幟。該公司擁有一支由工程師和科研人員組成的專業(yè)團(tuán)隊，致力于UWB芯片的研發(fā)和創(chuàng)新應(yīng)用。不僅在硬件設(shè)計方面有著豐富的經(jīng)驗(yàn)，還在信號處理算法和定位算法等核心技術(shù)上有著深入研究。通過持續(xù)的技術(shù)創(chuàng)新和研發(fā)投入，UWB定位公司不斷地提升產(chǎn)品性能，滿足市場需求。三、UWB定位公司的產(chǎn)品與解決方案飛睿作為一家專業(yè)的無線定位測距uwb標(biāo)簽UWB芯片廠商，UWB定位公司提供了多款優(yōu)秀的產(chǎn)品與解決方案。首先，飛睿的UWB芯片具有高性能和可靠性，能夠滿足各行業(yè)對定位精度和穩(wěn)定性的要求。其次，UWB定位公司還提供完善的軟件開發(fā)工具和技術(shù)支持，幫助客戶快速集成和開發(fā)應(yīng)用。此外，UWB定位公司還定制化的解決方案，根據(jù)客戶的具體需求提供全面的技術(shù)支持和服務(wù)，確保系統(tǒng)的穩(wěn)定運(yùn)行和良好的用戶體驗(yàn)。四、UWB定位公司的應(yīng)用案例 UWB定位公司的產(chǎn)品和解決方案已經(jīng)成功應(yīng)用于多個行業(yè)，并取得了顯著的成果。以下是一些應(yīng)用案例的介紹： 1. 物流和倉儲管理：UWB定位技術(shù)可以實(shí)時追蹤貨物的位置和運(yùn)動軌跡，提高物流效率和準(zhǔn)確性。通過在倉庫內(nèi)部安裝UWB基站，可以實(shí)現(xiàn)對貨物的高精度定位，減少貨物丟失和誤配的情況，提升倉儲管理的效率。 2. 室內(nèi)導(dǎo)航和定位服務(wù)：UWB芯片可以用于室內(nèi)導(dǎo)航和定位服務(wù)，幫助人們快速找到目的地并提供導(dǎo)航指引。在商場、機(jī)場、醫(yī)院等場所安裝UWB基站，可以提供準(zhǔn)確的導(dǎo)航服務(wù)，為用戶提供更好的體驗(yàn)。 3. 車聯(lián)網(wǎng)和自動駕駛：UWB技術(shù)在車聯(lián)網(wǎng)和自動駕駛領(lǐng)域也有廣泛應(yīng)用。通過在車輛中安裝UWB傳感器和芯片，可以實(shí)現(xiàn)車輛之間的精準(zhǔn)通信和定位，提升駕駛安全性和車輛自主性。 4. 工業(yè)制造和機(jī)器人：在工業(yè)制造和機(jī)器人領(lǐng)域，UWB技術(shù)可以用于定位和跟蹤移動設(shè)備和機(jī)器人的位置，提高生產(chǎn)效率和自動化水平。通過與其他傳感器和系統(tǒng)的結(jié)合，可以實(shí)現(xiàn)更智能化的制造和操作。五、未來發(fā)展和挑戰(zhàn) 飛睿作為無線定位測距uwb標(biāo)簽UWB芯片廠商和定位技術(shù)提供商，UWB定位公司面臨著許多機(jī)遇和挑戰(zhàn)。隨著物聯(lián)網(wǎng)和人工智能的快速發(fā)展，對于精準(zhǔn)定位和跟蹤的需求將越來越大。UWB技術(shù)在室內(nèi)定位、智能交通、工業(yè)制造等領(lǐng)域有著廣闊的應(yīng)用前景。然而，市場競爭激烈，技術(shù)要求不斷提高，對于UWB定位公司來說，需要不斷加強(qiáng)技術(shù)研發(fā)和創(chuàng)新能力，提供更優(yōu)秀的產(chǎn)品和解決方案，贏得客戶的信任和市場份額。六、技術(shù)合作與生態(tài)建設(shè) 飛睿UWB定位公司在推動技術(shù)合作與生態(tài)建設(shè)方面也取得了顯著成績。他們積極與其他行業(yè)的廠商和合作伙伴進(jìn)行技術(shù)交流和合作，共同推動UWB技術(shù)的發(fā)展和應(yīng)用。通過與硬件設(shè)備生產(chǎn)商、軟件開發(fā)公司以及系統(tǒng)集成商等的合作，UWB定位公司不僅拓展了產(chǎn)品的應(yīng)用領(lǐng)域，還實(shí)現(xiàn)了技術(shù)的互補(bǔ)和資源的共享，加快了技術(shù)創(chuàng)新的速度和效果。七、用戶體驗(yàn)與滿意度作為先進(jìn)的UWB芯片廠商和定位技術(shù)提供商，飛睿UWB定位公司一直將用戶體驗(yàn)和滿意度放在優(yōu)先位置。他們注重產(chǎn)品的易用性和穩(wěn)定性，在產(chǎn)品設(shè)計和功能開發(fā)上持續(xù)優(yōu)化，以提供更好的用戶體驗(yàn)。同時，UWB定位公司還建立了完善的售后服務(wù)體系，及時響應(yīng)客戶的需求和問題，并提供技術(shù)支持和解決方案，確保用戶能夠充分發(fā)揮UWB技術(shù)的價值和效果，獲得滿意的使用體驗(yàn)。八、安全與隱私保護(hù) 在定位技術(shù)應(yīng)用的同時，飛睿UWB定位公司也重視用戶的安全和隱私保護(hù)。他們在產(chǎn)品設(shè)計和開發(fā)中注入了安全機(jī)制，采用加密和身份驗(yàn)證等技術(shù)手段，確保用戶的數(shù)據(jù)和隱私得到有效保護(hù)。同時，UWB定位公司嚴(yán)格遵守相關(guān)法規(guī)和行業(yè)標(biāo)準(zhǔn)，保證數(shù)據(jù)的合法和合規(guī)使用，為用戶提供可信賴的定位解決方案。九、社會責(zé)任與可持續(xù)發(fā)展作為一家具有社會責(zé)任感的企業(yè)，飛睿uwb標(biāo)簽UWB定位公司積極關(guān)注可持續(xù)發(fā)展和環(huán)境保護(hù)。他們在生產(chǎn)過程中注重資源的合理利用和能源的節(jié)約，致力于減少對環(huán)境的影響。同時，UWB定位公司也積極參與社會公益活動，回饋社會，為推動可持續(xù)發(fā)展和社會進(jìn)步做出貢獻(xiàn)。總結(jié)：飛睿UWB定位公司作為一家先進(jìn)的無線定位測距uwb標(biāo)簽UWB芯片廠商和解決方案提供商，通過先進(jìn)的技術(shù)研發(fā)和創(chuàng)新能力，成功實(shí)現(xiàn)了無縫定位的先進(jìn)地位。他們的產(chǎn)品和解決方案在物流管理、室內(nèi)導(dǎo)航、車聯(lián)網(wǎng)、工業(yè)制造等領(lǐng)域展現(xiàn)出了巨大的應(yīng)用潛力和市場前景。同時，UWB定位公司注重用戶體驗(yàn)和滿意度，積極推動技術(shù)合作與生態(tài)建設(shè)，關(guān)注安全與隱私保護(hù)，承擔(dān)社會責(zé)任，致力于可持續(xù)發(fā)展。相信在不久的將來，UWB定位公司將以其先進(jìn)的技術(shù)和卓越的服務(wù)，繼續(xù)引領(lǐng)無線測距UWB芯片領(lǐng)域的發(fā)展，為行業(yè)和用戶帶來更多的創(chuàng)新和價值。

點(diǎn)擊查看更多 

2022-02

uA級別智能門鎖低功耗雷達(dá)模塊讓門鎖更加智能省電節(jié)約功耗

 發(fā)布時間： : 2022-02--18

2022-01

微波雷達(dá)傳感器雷達(dá)感應(yīng)浴室鏡上的應(yīng)用

 發(fā)布時間： : 2022-01--14

微波雷達(dá)傳感器雷達(dá)感應(yīng)浴室鏡上的應(yīng)用，如今，家用電器的智能化已成為一種常態(tài)，越來越多的人開始在自己的浴室里安裝智能浴室鏡。但是還有很多人對智能浴鏡的理解還不夠深入，今天就來說說這個話題。什么是智能浴室鏡？智慧型浴室鏡，顧名思義，就是衛(wèi)浴鏡子智能化升級，入門級產(chǎn)品基本具備了彩燈和鏡面觸摸功能，更高檔次的產(chǎn)品安裝有微波雷達(dá)傳感器智能感應(yīng)，當(dāng)感應(yīng)到有人接近到一定距離即可開啟亮燈或者亮屏操作，也可三色無極調(diào)，智能除霧，語音交互，日程安排備忘，甚至在鏡子上看電視，聽音樂，氣象預(yù)報，問題查詢，智能控制，健康管理等。智能化雷達(dá)感應(yīng)浴室鏡與普通鏡的區(qū)別，為什么要選TA？，就功能而言，普通浴鏡價格用它沒有什么壓力！而且雷達(dá)感應(yīng)智能浴鏡會讓人猶豫不決是否“值得一看”。就功能和應(yīng)用而言，普通浴鏡功能單一，而微波雷達(dá)傳感器智能浴室鏡功能創(chuàng)新：鏡子燈光色溫和亮度可以自由調(diào)節(jié)，鏡面還可以濕手觸控，智能除霧，既環(huán)保又健康！盡管智能浴鏡比較新穎，但功能豐富，體驗(yàn)感更好，特別是入門級的智能浴鏡，具有基礎(chǔ)智能化功能，真的適合想體驗(yàn)下智能化的小伙伴們。給衛(wèi)生間安裝微波雷達(dá)傳感器浴室鏡安裝注意什么？ ①確定智能浴室鏡的安裝位置，因?yàn)槭前惭b時在墻壁上打孔，一旦安裝后一般無法移動位置。 ②在選購雷達(dá)感應(yīng)智能浴室鏡時，根據(jù)安裝位置確定鏡子的形狀和尺寸。 ③確定智能浴鏡的安裝位置后，在布線時為鏡子預(yù)留好電源線。 ④確定微波雷達(dá)傳感器智能浴鏡的安裝高度，一般智能浴鏡的標(biāo)準(zhǔn)安裝高度約85cm(從地磚到鏡子底)，具體安裝高度要根據(jù)家庭成員的身高及使用習(xí)慣來決定。 ⑤鏡面遇到污漬，可用酒精或30%清潔稀釋液擦洗，平時可用干毛巾養(yǎng)護(hù)，注意多通風(fēng)。

2024-10

低延時通信UWB射頻芯片技術(shù)解析與應(yīng)用前景

 發(fā)布時間： : 2024-10--10

2024-10

超寬帶通信UWB芯片應(yīng)用

 發(fā)布時間： : 2024-10--09

在現(xiàn)代通信技術(shù)日新月異的今天，超寬帶通信（Ultra-Wideband，簡稱UWB）技術(shù)以其獨(dú)特的優(yōu)勢，正逐漸成為無線通信領(lǐng)域的一匹黑馬。UWB技術(shù)以其高速率、低功耗、高安全性等特點(diǎn)，為無線通信領(lǐng)域帶來了全新的發(fā)展機(jī)遇。而UWB芯片作為實(shí)現(xiàn)UWB技術(shù)的核心部件，其應(yīng)用前景更是廣闊無垠。 UWB技術(shù)作為一種新型的無線通信技術(shù)，其傳輸速度遠(yuǎn)超傳統(tǒng)的無線通信技術(shù)，而且功耗更低，安全性更高。這使得UWB芯片在智能家居、物聯(lián)網(wǎng)、無人駕駛等領(lǐng)域有著廣泛的應(yīng)用前景。隨著技術(shù)的不斷發(fā)展和完善，UWB芯片的應(yīng)用將越來越廣泛，為人們的生活帶來更多便利和驚喜。二、超寬帶通信UWB技術(shù)原理與特點(diǎn) UWB技術(shù)是一種利用短脈沖進(jìn)行無線傳輸?shù)募夹g(shù)。其信號帶寬通常超過500MHz，有時甚至可以達(dá)到數(shù)GHz。這種超寬的帶寬使得UWB技術(shù)具有許多獨(dú)特的優(yōu)勢。首先，UWB技術(shù)具有高的傳輸速度。由于其信號帶寬寬，因此可以實(shí)現(xiàn)高速的數(shù)據(jù)傳輸，滿足現(xiàn)代通信對于速度的高要求。其次，UWB技術(shù)具有低功耗的特點(diǎn)。由于UWB信號的脈沖寬度短，因此可以在保證傳輸速度的同時，降低設(shè)備的功耗，延長設(shè)備的使用壽命。此外，UWB技術(shù)還具有高安全性的優(yōu)勢。由于其信號的特性，使得UWB通信不易被干擾和破解，保證通信的安全性。這些特點(diǎn)使得UWB技術(shù)在智能家居、物聯(lián)網(wǎng)、無人駕駛等領(lǐng)域有著廣泛的應(yīng)用前景。在這些領(lǐng)域中，UWB芯片作為實(shí)現(xiàn)UWB技術(shù)的核心部件，發(fā)揮著舉足輕重的作用。三、超寬帶通信UWB芯片的主要應(yīng)用領(lǐng)域智能家居領(lǐng)域：在智能家居領(lǐng)域，UWB芯片可以用于實(shí)現(xiàn)精準(zhǔn)的定位和通信功能。通過UWB技術(shù)，我們可以實(shí)現(xiàn)對家居設(shè)備的準(zhǔn)確控制，提高家居生活的便捷性和舒適性。例如，利用UWB芯片可以實(shí)現(xiàn)智能門鎖的精準(zhǔn)識別、智能照明系統(tǒng)的自動調(diào)節(jié)等功能。物聯(lián)網(wǎng)領(lǐng)域：在物聯(lián)網(wǎng)領(lǐng)域，UWB芯片同樣具有廣泛的應(yīng)用前景。由于其高速率、低功耗的特點(diǎn)，超寬帶通信UWB芯片可以用于實(shí)現(xiàn)物聯(lián)網(wǎng)設(shè)備之間的快速、穩(wěn)定的數(shù)據(jù)傳輸。同時，UWB技術(shù)的高安全性也可以保證物聯(lián)網(wǎng)設(shè)備之間的通信安全，防止數(shù)據(jù)泄露和被攻擊。無人駕駛領(lǐng)域：在無人駕駛領(lǐng)域，UWB芯片的應(yīng)用也十分重要。利用UWB技術(shù)的高精度定位功能，我們可以實(shí)現(xiàn)對無人駕駛車輛的準(zhǔn)確控制和導(dǎo)航。這不僅可以提高無人駕駛車輛的安全性和穩(wěn)定性，還可以提升車輛的行駛效率和乘坐體驗(yàn)。隨著技術(shù)的不斷發(fā)展和完善，UWB芯片在更多領(lǐng)域的應(yīng)用也將不斷拓展。未來，我們可以期待看到UWB芯片在醫(yī)療、工業(yè)、軍事等領(lǐng)域發(fā)揮更大的作用。四、超寬帶通信UWB芯片的技術(shù)挑戰(zhàn)與發(fā)展方向盡管UWB芯片具有廣泛的應(yīng)用前景，但目前在技術(shù)方面仍面臨一些挑戰(zhàn)。首先，標(biāo)準(zhǔn)化問題是制約UWB芯片發(fā)展的重要因素之一。目前，UWB技術(shù)尚未形成統(tǒng)一的國際標(biāo)準(zhǔn)，這導(dǎo)致了不同廠商生產(chǎn)的UWB芯片在兼容性和互通性方面存在問題。因此，推動UWB技術(shù)的標(biāo)準(zhǔn)化進(jìn)程，是解決這一問題的關(guān)鍵。其次，成本因素也是制約UWB芯片普及的一個重要因素。由于目前UWB芯片的生產(chǎn)成本較高，導(dǎo)致其在市場上的價格較高，難以被廣泛應(yīng)用。因此，降低UWB芯片的生產(chǎn)成本，提高其性價比，是推動UWB芯片普及的關(guān)鍵。針對這些挑戰(zhàn)，未來UWB芯片技術(shù)的發(fā)展方向主要包括以下幾個方面：一是加強(qiáng)技術(shù)創(chuàng)新，提升UWB芯片的性能和穩(wěn)定性。通過不斷研發(fā)新的技術(shù)和工藝，提高UWB芯片的傳輸速度、降低功耗、增強(qiáng)安全性等方面的性能，以滿足不同領(lǐng)域的應(yīng)用需求。二是推動產(chǎn)業(yè)鏈完善，降低UWB芯片的生產(chǎn)成本。通過優(yōu)化生產(chǎn)工藝、提高生產(chǎn)效率、降低原材料成本等方式，降低UWB芯片的生產(chǎn)成本，使其更具市場競爭力。三是加強(qiáng)國際合作與交流，推動UWB技術(shù)的標(biāo)準(zhǔn)化進(jìn)程。通過加強(qiáng)與國際同行的合作與交流，共同制定和推廣UWB技術(shù)的國際標(biāo)準(zhǔn)，促進(jìn)超寬帶通信UWB芯片在不同國家和地區(qū)之間的互通和兼容。五、結(jié)論超寬帶通信UWB芯片作為一種新型的無線通信技術(shù)，具有廣闊的應(yīng)用前景和巨大的發(fā)展?jié)摿?。通過加強(qiáng)技術(shù)創(chuàng)新和產(chǎn)業(yè)鏈完善，我們可以期待看到UWB芯片在更多領(lǐng)域發(fā)揮更大的作用，為人們的生活帶來更多便利和驚喜。同時，我們也需要關(guān)注UWB技術(shù)面臨的挑戰(zhàn)和問題，并積尋求解決方案，推動UWB技術(shù)的持續(xù)發(fā)展和普及。

2024-10

高精定位超寬帶UWB芯片價格解析

 發(fā)布時間： : 2024-10--08

...

300

地址：深圳市寶安區(qū)西鄉(xiāng)街道麻布社區(qū)寶安互聯(lián)網(wǎng)產(chǎn)業(yè)基地A區(qū)6棟7棟7706

郵箱：Sales@ferry-semi.com

版權(quán)所有?2020 深圳市飛?？萍加邢薰?nbsp; 粵ICP備2020098907號飛?？萍?/span>微波雷達(dá)wifi模塊網(wǎng)站地圖

免責(zé)聲明：本網(wǎng)站部分圖片和文字內(nèi)容可能來源于網(wǎng)絡(luò)，轉(zhuǎn)載目的在于傳遞更多信息，并不代表本網(wǎng)站贊同其觀點(diǎn)或證實(shí)其內(nèi)容的真實(shí)性。如涉及作品內(nèi)容、版權(quán)和其它問題，請在30日內(nèi)與本網(wǎng)站聯(lián)系，我們將在第一時間刪除內(nèi)容！本站擁有對此聲明的最終解釋權(quán)。

ESPRESSIF樂鑫科技全球總代理

微處理器 

GigaDevice

ESPRESSIF

雷達(dá)模塊 

FR58系列模組

FR10系列模組

FR24系列模組

WIFI模組 

LR-WIFI

IOT-WIFI

兆易創(chuàng)新GD32F205ZET6-GD32 ARM Cortex-M3 Microcontroller

飛睿無線定位測距uwb標(biāo)簽UWB芯片廠商UWB定位公司實(shí)現(xiàn)無縫定位的領(lǐng)跑者

uA級別智能門鎖低功耗雷達(dá)模塊讓門鎖更加智能省電節(jié)約功耗

微波雷達(dá)傳感器雷達(dá)感應(yīng)浴室鏡上的應(yīng)用

低延時通信UWB射頻芯片技術(shù)解析與應(yīng)用前景

超寬帶通信UWB芯片應(yīng)用

高精定位超寬帶UWB芯片價格解析